PRELIMINARY DATA SHEET



MOS INTEGRATED CIRCUIT $\mu PD481850$

8M-bit Synchronous GRAM

Description

The μ PD481850 is a synchronous graphics memory (SGRAM) organized as 128 K words \times 32 bits \times 2 banks random access port.

This device can operate up to 100 MHz by using synchronous interface. Also, it has 8-column Block Write function to improve capability in graphics system.

This product is packaged in 100-pin plastic QFP (14 \times 20 mm).

Features

- 131,072 words \times 32 bits \times 2 banks memory
- Synchronous interface (Fully synchronous DRAM with all input signals are latched at rising edge of clock)
 - : Pulsed interface
 - : Automatic precharge and controlled precharge commands
 - : Ping-pong operation between the two internal memory banks
 - : Up to 100 MHz operation frequency
- · Possible to assert random column address in every cycle
- Dual internal banks controlled by A9 (Bank Address: BA)
- Byte control using DQM0 to DQM3 signals both in read and write cycle
- 8-column Block Write (BW) function
- Persistent write per bit (WPB) function
- Programmable wrap sequence (Sequential/Interleave)
- Programmable burst length (1, 2, 4, 8 and full page)
- Programmable CAS latency (1, 2, and 3)
- Power Down operation and Clock Suspend operation
- · Auto refresh (CBR refresh) or self refresh capability
- Single 3.3 V \pm 0.3 V power supply
- LVTTL compatible inputs and outputs
- 100-pin Plastic QFP (14 \times 20 mm)
- 1,024 refresh cycles/16 ms
- · Burst termination by Precharge command
- · Burst termination by Burst stop command (in case of full-page burst)

Ordering Information

Part number	Cycle time ns (MIN.)	Clock frequency MHz (MAX.)	Package
μPD481850GF-A10-JBT	10	100	100-pin Plastic QFP (14 × 20 mm)
μPD481850GF-A12-JBT	12	83	
μPD481850GF-A15-JBT	15	66	

The information in this document is subject to change without notice.

NEC


DATA SHEET

 μ PD481850 (PRELIMINARY)



Part Number


Synchronous GRAM






Pin Configuration (Marking Side)

100-pin Plastic QFP (14 × 20 mm)





Block Diagram





CONTENTS

1.	Input/Output Pin Function	7
2.	Commands	8
3.	Simplified State Diagram	12
4.	Truth Table	13
	4.1 Command Truth Table	13
	4.2 DQM Truth Table	13
	4.3 CKE Truth Table	14
	4.4 Operative Command Table	15
	4.5 Command Truth Table for CKE	22
	4.6 Command Truth Table for Two Banks Operation	23
5.	Initialization	24
6.	Programming the Mode Register	25
7.	Mode Register ·····	26
	7.1 Burst Length and Sequence	27
8.	Programming the Special Register	28
9.	Address Bits of Bank-Select and Precharge	29
10.). Precharge	30
11.	. Auto Precharge ·····	31
	11.1 Read with Auto Precharge	
	11.2 Write with Auto Precharge ·····	
	11.3 Block Write with Auto Precharge	33
12.	2. Write/Block Write with Write Per Bit	34
13.	B. Block Write	34
14.	Read/Write Command Interval	
	14.1 Read to Read Command Interval	
	14.2 Write to Write Command Interval	
	14.3 Write to Read Command Interval	
	14.4 Block Write to Write or Write/Block Write Command Interval	
	14.5 Block Write to Read Command Interval	
	14.6 Read to Write/Block Write Command Interval	39



15.	Burs	t Termi	nation	41
	15.1	Burst S	Stop Command in Full Page	41
	15.2	Precha	rge Termination	42
		15.2.1	Precharge Termination in READ Cycle	42
		15.2.2	Precharge Termination in WRITE Cycle	43
16.	Elect	-	oecifications (Preliminary)	
	16.1		ameters for Read/Write Cycles ·····	
	16.2		nship between Frequency and Latency	
	16.3	CS Fur	oction	53
	16.4	Basic C	Sycles	54
		16.4.1	Initialization	54
		16.4.2	Mode Register Set	55
		16.4.3	Refresh Cycle ·····	56
		16.4.4	Cycle with Auto Precharge	58
		16.4.5	Full Page Mode Cycle ·····	64
		16.4.6	Precharge Termination Cycle	70
		16.4.7	Clock Suspension	73
		16.4.8	Power Down Mode	79
		16.4.9	Other Cycles	80
	16.5	Graphi	cs Cycles	82
	16.6	Applica	ation Cycles ····	89
		16.6.1	Page Cycles with Same Bank	89
		16.6.2	Cycles with Pingpong Banks	95
		16.6.3	READ and WRITE Cycles ····	102
		16.6.4	Interleaved Cycles ·····	105
		16.6.5	Full Page Random Cycles	111
17.	Pack	age Dra	awing ·····	113
10	Doco	mman	ded Soldering Conditions	11/



1. Input/Output Pin Function

Pin name	Input/Output	Function
CLK	Input	CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.
CKE	Input	CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not asserted and the μ PD481850 suspends operation. When the μ PD481850 is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low. In Self refresh mode, low level on this pin is also used as part of the input command to specify Self refresh.
CS	Input	$\overline{\text{CS}}$ low starts the command input cycle. When $\overline{\text{CS}}$ is high, commands are ignored but operations continue.
RAS, CAS, WE	Input	RAS, CAS and WE have the same symbols on conventional DRAM but different functions. For details, refer to the command table.
DSF	Input	DSF is part of the inputs of graphics command of the μ PD481850. If DSF is inactive (Low level), μ PD481850 operates as same as SDRAM.
A0 - A8	Input	Row Address is determined by A0 - A8 at the CLK (clock) rising edge in the activate command cycle. Column Address is determined by A0 - A7 at the CLK rising edge in the read or write command cycle. A8 defines the precharge mode. When A8 is high in the precharge command cycle, both banks are precharged; when A8 is low, only the bank selected by A9 is precharged. When A8 high in read or write command cycle, the precharge start automatically after the burst access.
А9		A9 is the bank select signal (BA). In command cycle, A9 low selects bank A and A9 high selects bank B.
DQM0 - DQM3	Input	DQM controls I/O buffers. DQM0 corresponds to the lowest byte (DQ0 to DQ7), DQM1 corresponds to DQ8 to DQ15, DQM2 corresponds to DQ16 to DQ23. DQM3 corresponds to DQ24 to DQ31. In read mode, DQM controls the output buffers like a conventional OE pin. DQM high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high. The DQM latency for the write is zero.
DQ0 - DQ31	Input/Output	DQ pins have the same function as I/O pins on a conventional DRAM. These are normally 32-bit data bus and are used for inputting and outputting data. Function as the mask data input pins in the special register set command. Write operations can be performed after Active command with WPB (old mask data). Functions as the column selection data input pin in the block write cycle.
Vcc Vss VccQ VssQ	(Power supply)	Vcc and Vss are power supply pins for internal circuits. VccQ and VssQ are power supply pins for the output buffers.



2. Commands

Mode register set command

$$(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}, DSF = Low)$$

The μ PD481850 has a mode register that defines how the device operates. In this command, A0 through A9 are the data input pins. After power on, the mode register set command must be executed to initialize the device.

The mode register can be set only when both banks are in idle state. During 20 ns (trsc) following this command, the μ PD481850 cannot accept any other commands.




Fig. 1 Mode register set command

Bank activate command

$$(\overline{CS}, \overline{RAS}, DSF = Low, \overline{CAS}, \overline{WE} = High)$$

The μ PD481850 has two banks, each with 512 rows.

This command activates the bank selected by A9 (BA) and a row address selected by A0 through A8.

This command corresponds to a conventional DRAM's RAS falling.




Fig. 2 Row address strobe and bank active command

Bank activate command with WPB enable

$$(\overline{CS}, \overline{RAS} = Low, \overline{CAS}, \overline{WE}, DSF = High)$$

This command is same as Bank activate command. After this command, write per bit function is available. Mask register's data is used as write mask data.




Fig. 3 Row address strobe and bank active command with WPB enable



Precharge command

$$(\overline{CS}, \overline{RAS}, \overline{WE}, DSF = Low, \overline{CAS} = High)$$

This command begins precharge operation of the bank selected by A9 (BA) and A8. When A8 is High, both banks are precharged, regardless of A9. When A8 is Low, only the bank selected by A9 is precharged. A9 low selects bank A and A9 high selects bank B.

After this command, the μ PD481850 can't accept the activate command to the precharging bank during t_{RP} (precharge to activate command period). This command can terminate the current burst operation (2, 4, 8, full page burst length).

This command corresponds to a conventional DRAM's RAS rising.




Fig. 4 Precharge command

Write command

$$(\overline{CS}, \overline{CAS}, \overline{WE}, DSF = Low, \overline{RAS} = High)$$

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data must be input with this write operation. The first write data in burst mode can input with this command with subsequent data on following clocks.




Fig. 5 Column address and write command

Read command

$$(\overline{CS}, \overline{CAS}, DSF = Low, \overline{RAS}, \overline{WE} = High)$$

This command sets the burst start address given by the column address.

Read data is available after $\overline{\text{CAS}}$ latency requirements have been met.




Fig. 6 Column address and read command



CBR (auto) refresh command

$$(\overline{CS}, \overline{RAS}, \overline{CAS}, DSF = Low, \overline{WE}, CKE = High)$$

This command is a request to begin the CBR refresh operation. The refresh address is generated internally.

Before executing CBR refresh, both banks must be precharged.

After this cycle, both banks will be in the idle (precharged) state and ready for a bank activate command.

During t_{RC} period (from refresh command to refresh or activate command), the μ PD481850 cannot accept any other command.




Fig. 7 Auto refresh command

Self refresh entry command

$$(\overline{CS}, \overline{RAS}, \overline{CAS}, DSF, CKE = Low, \overline{WE} = High)$$

After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the μ PD481850 exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, both banks must be precharged.




Fig. 8 Self refresh entry command

Burst stop command in full page

$$(\overline{CS}, \overline{WE}, DSF = Low, \overline{RAS}, \overline{CAS} = High)$$

This command can stop the current full page burst (BL = 256) operation. If BL is set to 2, 4, 8, to execute this command is Nop.




Fig. 9 Burst stop command in Full Page mode



No operation

 $(\overline{CS}, DSF = Low, \overline{RAS}, \overline{CAS}, \overline{WE} = High)$

This command is not a execution command. No operations begin or terminate by this command.




Fig. 10 No operation

Special register set command

 $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE} = Low, DSF = High)$

The μ PD481850 has two special registers for graphics commands. One is color register and the other is mask register. In this command, A0 through A9 are the data input pins for the register select (color or mask register). DQ0 through DQ31 are the data input pins for the Color data or the WPB data.

During 20 ns (trsc) following this command, the μ PD481850 can not accept any other commands.




Fig. 11 Mode register set command

Masked block write command

 $(\overline{CS}, \overline{CAS}, \overline{WE} = Low, \overline{RAS}, DSF = High)$

This command activates 8-column block write function. This command assumes as burst length = 1. Write data comes from color register, column address mask data is input from DQi in this command.





Fig. 12 Mode register set command



3. Simplified State Diagram





4. Truth Table

4.1 Command Truth Table

Function	Symbol	CI	KE	CS	RAS	CAS	WE	DSF		Address	S
runction	Symbol	n-1	n	C3	KAS	CAS	VVL	טטו	A9	A8	A7 - A0
Device deselect	DESL	Н	×	Н	×	×	×	×	×	×	×
No operation	NOP	Н	×	L	Н	Н	Н	L	×	×	×
Burst stop in full page	BST	Н	×	L	Н	Н	L	L	×	×	×
Read	READ	Н	×	L	Н	L	Н	L	ВА	L	CA
Read with auto precharge	READA	Н	×	L	Н	L	Н	L	ВА	Н	CA
Write	WRIT	Н	×	L	Н	L	L	L	ВА	L	CA
Write with auto precharge	WRITA	Н	×	L	Н	L	L	L	ВА	Н	CA
Masked block write	BW	Н	×	L	Н	L	L	Н	ВА	L	CA
Masked block write with auto precharge	BWA	Н	×	L	Н	L	L	Н	ВА	Н	CA
Bank activate	ACT	Н	×	L	L	Н	Н	L	ВА	RA	
Bank activate with WPB enable	ACTWPB	Н	×	L	L	Н	Н	Н	ВА	RA	
Precharge select bank	PRE	Н	×	L	L	Н	L	L	ВА	L	×
Precharge all banks	PALL	Η	×	L	L	Н	Ш	Ш	×	Н	×
Mode register set	MRS	Н	×	L	L	L	L	L	OP. CC	DE	
Special register set	SRS	Н	×	L	L	L	L	Н	OP. CC	DDE	

Remark Legend:

H = High level, L = Low level, $\times = High or Low level (Don't care)$, BA = Bank address (A9), RA = Row address, CA = Column address

4.2 DQM Truth Table

Function	Symbol	CI	DQMi		
Turiction	Symbol	n-1	n	DQIVII	
Data write/output enable	ENBi	Н	×	L	
Data mask/output disable	MASKi	Н	×	Н	

Remark Legend:

 $H = High level, L = Low level, \times = High or Low level (Don't care), i = 0, 1, 2, 3$



4.3 CKE Truth Table

Current state	Function	Symbol	CI	ΚE	<u>cs</u>	RAS	CAS	WE	DSF	Address
Current state	FullClion	Symbol	n-1	n	C3	KAS	CAS	VVE	DSF	Address
Activating	Clock suspend mode entry		Н	L	×	×	×	×	×	×
Any	Clock suspend		L	L	×	×	×	×	×	×
Clock suspend	Clock suspend mode exit		L	Н	×	×	×	×	×	×
Idle	CBR refresh command	REF	Н	Н	L	L	L	Н	L	×
Idle	Self refresh entry	SELF	Н	L	L	L	L	Н	L	×
Self refresh	Self refresh exit		L	Н	L	Н	Н	Н	×	×
Seli reiresti	Sell refresh exit		L	Н	Н	×	×	×	×	×
Idle	Power down entry		Н	L	×	×	×	×	×	×
Power down	Power down exit		L	Н	×	×	×	×	×	×

Remark Legend:

 $H = High Level, L = Low level, \times = High or Low level (Don't care)$



4.4 Operative Command Table Note 1

(1/7)

Current state	CS	RAS	CAS	WE	DSF	Address	Command	Action	Notes
Idle	Н	×	×	×	×	×	DESL	Nop or Power down	2
	L	Н	Н	Н	×	×	NOP	Nop or Power down	2
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	3
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	3
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	3
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	Н	BA, RA	ACTWPB	Bank active with WPB: Latch RA	
	L	L	Н	Н	L	BA, RA	ACT	Bank active: Latch RA	
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	Nop	11
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	CBR refresh/Self refresh	4, 12
	L	L	L	L	Н	Op-Code	SRS	Special register access	
	L	L	L	L	L	Op-Code	MRS	Mode register access	12
Bank active	Н	×	×	×	×	×	DESL	Nop	
	L	Н	Н	Н	×	×	NOP	Nop	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	3
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	Begin read; Latch CA: Determine AP	5
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	Begin block write: Latch CA: Determine AP	5
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	Begin write; Latch CA: Determine AP	5
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	Precharge	6
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	Special register access	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	



(2/7)

							I		(2)
Current state	CS	RAS	CAS	WE	DSF	Address	Command	Action	Note
Read	Н	×	×	×	×	×	DESL	Continue burst to end \rightarrow Bank active	
	L	Н	Н	Н	×	×	NOP	Continue burst to end \rightarrow Bank active	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	1, 2, 4, 8 burst length; Nop (Continue burst to end → Bank active) Full page burst; Burst stop → Bank active	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	Term burst, new read: Determine AP	7
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	Term burst, Start block write: Determine AP	7, 8
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	Term burst, start write: Determine AP	7, 8
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	Term burst, precharge timing for reads	
-	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	ILLEGAL	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write/Block write	Н	×	×	×	×	×	DESL	Continue burst to end \rightarrow Write recovering	
	L	Н	Н	Н	×	×	NOP	Continue burst to end \rightarrow Write recovering	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	 1, 2, 4, 8 burst length; Nop (Continue burst to end → Bank active) Full page burst; Burst stop → Bank active 	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	Term burst, start read: Determine AP	7, 8
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	Term burst, new block write: Determine AP	7
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	Term burst, new write: Determine AP	7
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	Term burst, precharge timing for writes	3, 9
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	ILLEGAL	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	



(3/7)

Current state	CS	RAS	CAS	WE	DSF	Address	Command	Action	Notes
Read with	Η	×	×	×	×	×	DESL	Continue burst to end \rightarrow precharging	
auto precharge	L	Н	Н	Н	×	×	NOP	Continue burst to end \rightarrow precharging	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
•	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	ILLEGAL	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write/Block write with auto	Н	×	×	×	×	×	DESL	Continue burst to end → Write recovering with auto precharge	
precharge	L	Н	Н	Н	×	×	NOP	Continue burst to end → Write recovering with auto precharge	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	ILLEGAL	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	



(4/7)

Current etete	CS	RAS	CAS	VA/E	DSF	A ddroop	Command	Action	Notes
Current state						Address	Command	Action	Notes
Precharging	Н	×	×	×	×	×	DESL	Nop → Enter idle after t _{RP}	
	L	Н	Н	Н	×	×	NOP	Nop → Enter idle after t _{RP}	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	3
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	3
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	3
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	$Nop \rightarrow Enter \ idle \ after \ t_{RP}$	11
- - -	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	Special register access	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	
Bank activating	Н	×	×	×	×	×	DESL	Nop \rightarrow Enter bank active after t_{RCD}	
(t _{RCD})	L	Н	Н	Н	×	×	NOP	Nop \rightarrow Enter bank active after t_{RCD}	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	3
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	3
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	3
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3, 10
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3, 10
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	Special register access	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	
				_	_	op oode	MINO	ILLEGAL	



(5/7)

Current state	CS	RAS	CAS	WE	DSF	Address	Command	Action	Notes
Write recovering	Н	×	×	×	×	×	DESL	Nop → Enter bank active after t _{DPL}	
(t _{DPL})	L	Н	Н	Н	×	×	NOP	Nop → Enter bank active after t _{DPL}	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	3
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	Begin read; Latch CA: Determine AP	8
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	Begin block write; Latch CA: Determine AP	
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	Begin write; Latch CA: Determine AP	
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
-	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	Special register access	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write recovering	Н	×	×	×	×	×	DESL	Nop \rightarrow Enter precharge after t_{DPL}	
with auto precharge	L	Н	Н	Н	×	×	NOP	Nop → Enter precharge after t _{DPL}	
precharge	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	3, 8
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	3
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	3
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
1	L	L	L	L	Н	Op-Code	SRS	Special register access	
1	L	L	L	L	L	Op-Code	MRS	ILLEGAL	



(6/7)

									(0, 1
Current state	CS	RAS	CAS	WE	DSF	Address	Command	Action	Notes
Refreshing	Н	×	×	×	×	×	DESL	Nop → Enter idle after t _{RC}	
	L	Н	Н	Н	×	×	NOP	$Nop \to Enter \; idle \; after \; t_{RC}$	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	ILLEGAL	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	
Mode register	Н	×	×	×	×	×	DESL	Nop → Enter idle after t _{RSC}	
accessing	L	Н	Н	Н	×	×	NOP	Nop → Enter idle after t _{RSC}	
	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	-
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	-
	L	L	L	L	Н	Op-Code	SRS	ILLEGAL	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	

(7/7)

Current state	CS	RAS	CAS	WE	DSF	Address	Command	Action	Notes
Special mode	Н	×	×	×	×	×	DESL	$\text{Nop} \rightarrow \text{Enter previous state after } t_{\text{RSC}}$	
register accessing	L	Н	Н	Н	×	×	NOP	$Nop \rightarrow Enter previous state after t_{RSC}$	
accessing	L	Н	Н	L	Н	×	Undefined	ILLEGAL	
	L	Н	Н	L	L	×	BST	ILLEGAL	
	L	Н	L	Н	Н	×	Undefined	ILLEGAL	
	L	Н	L	Н	L	BA, CA, A8	READ/READA	ILLEGAL	
	L	Н	L	L	Н	BA, CA, A8	BW/BWA	ILLEGAL	
	L	Н	L	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	Н	BA, RA	ACTWPB	ILLEGAL	
	L	L	Н	Н	L	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	Н	×	Undefined	ILLEGAL	
	L	L	Н	L	L	BA, A8	PRE/PALL	ILLEGAL	
	L	L	L	Н	Н	×	Undefined	ILLEGAL	
	L	L	L	Н	L	×	REF/SELF	ILLEGAL	
	L	L	L	L	Н	Op-Code	SRS	ILLEGAL	
	L	L	L	L	L	Op-Code	MRS	ILLEGAL	

- Notes 1. All entries assume that CKE was active (High level) during the preceding clock cycle.
 - 2. If both banks are idle, and CKE is inactive (Low level), μ PD481850 will enter Power down mode. All input buffers except CKE will be disabled.
 - 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
 - 4. If both banks are idle, and CKE is inactive (Low level), μ PD481850 will enter Self refresh. All input buffers except CKE will be disabled.
 - 5. Illegal if tRCD is not satisfied.
 - **6.** Illegal if tras is not satisfied.
 - 7. Must satisfy burst interrupt condition.
 - 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
 - 9. Must mask preceding data which don't satisfy topl.
 - **10.** Illegal if trrd is not satisfied.
 - 11. Nop to bank precharging or in idle state. May precharge bank(s) indicated by BA (and A8).
 - 12. Illegal if any bank is not idle.

Remark Legend:

H = High level, L = Low level, × = High or Low level (Don't care), V = Valid Data input,

BA = Bank address (A9), A8 = Precharge select, RA = Row address, CA = Column address,

Term = Terminate, AP = Auto precharge, NOP = No operation,

ILLEGAL = Device operation and/or data-integrity are not guaranteed



4.5 Command Truth Table for CKE

Current state	CI	KE	- CS	RAS	CAS	WE	DSF	Address	Action	Notes
Current state	n-1	n	03	NAS	CAS	VVL	DSI	Address	Action	Notes
Self refresh	Н	×	×	×	×	×	×	×	INVALID, CLK(n-1) would exit S.R.	
(S.R.)	Н	Н	Н	×	×	×	×	×	S.R. Recovery	1
	L	Н	L	Н	Н	×	×	×	S.R. Recovery	1
	L	Н	L	Н	L	×	×	×	ILLEGAL	1
	L	Н	L	L	×	×	×	×	ILLEGAL	1
	L	L	×	×	×	×	×	×	Maintain S.R.	
Self refresh	Н	Н	Н	×	×	×	×	×	Idle after t _{RC}	
recovery	Н	Н	L	Н	Н	Н	×	×	Idle after t _{RC}	
	Н	Н	L	Н	Н	L	×	×	ILLEGAL	
	Н	Н	L	Н	L	×	×	×	ILLEGAL	
	Н	Н	L	L	×	×	×	×	ILLEGAL	
	Н	L	Н	×	×	×	×	×	Begin clock suspend next cycle	
	Н	L	L	Н	Н	Н	×	×	Begin clock suspend next cycle	
	Н	L	L	Н	Н	L	×	×	ILLEGAL	
	Н	L	L	Н	L	×	×	×	ILLEGAL	
	Н	L	L	L	×	×	×	×	ILLEGAL	
	L	Н	×	×	×	×	×	×	Exit clock suspend next cycle	1
	L	L	×	×	×	×	×	×	Maintain clock suspend	
Power down	Н	×	×	×	×	×	×		INVALID, CLK(n-1) would exit P.D.	
(P.D.)	L	Н	×	×	×	×	×	×	EXIT P.D. → Idle	1
	L	L	×	×	×	×	×	×	Maintain power down mode	
Both banks idle	Н	Н	Н	×	×	×	×	×	Refer to operations in Operative Command Table	
	Н	Н	L	Н	×	×	×	×	Refer to operations in Operative Command Table	
	Н	Н	L	L	Н	×	×	×	Refer to operations in Operative Command Table	
	Н	Н	L	L	L	Н	L	×	Refresh	
	Н	Н	L	L	L	L	×	Op-Code	Refer to operations in Operative Command Table	
	Н	L	Н	×	×	×	×	×	Refer to operations in Operative Command Table	
	Н	L	L	Н	×	×	×	×	Refer to operations in Operative Command Table	
	Н	L	L	L	Н	×	×	×	Refer to operations in Operative Command Table	
	Н	L	L	L	L	Н	L	×	Self refresh	2
	Н	L	L	L	L	L	×	Op-Code	Refer to operations in Operative Command Table	
	L	×	×	×	×	×	×	×	Power down	2
Any state other	Н	Н	×	×	×	×	×	×	Refer to operations in Operative Command Table	
than listed	Н	L	×	×	×	×	×	×	Begin clock suspend next cycle	3
above	L	Н	×	×	×	×	×	×	Exit clock suspend next cycle	
	L	L	×	×	×	×	×	×	Maintain clock suspend	

- **Notes 1.** CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
 - 2. Power down and Self refresh can be entered only from the both banks idle state.
 - 3. Must be legal command as defined in Operative Command Table.

Remark Legend:

 $H = High level, L = Low level, \times = High or Low level (Don't care)$



4.6 Command Truth Table for Two Banks Operation

CS	RAS	CAS	WE	DSF	A9 (BA)	A8	A7 - A0	Action	"FROM" StateNote 1	"TO" State Note 2
Н	×	×	×	×	×	×	×	NOP	Any	Any
L	Н	Н	Н	L	×	×	×	NOP	Any	Any
L	Н	Н	L	L	×	×	×	BST	(R/W/A)0(I/A)1	A0(I/A)1
									I0(I/A)1	I0(I/A)1
									(R/W/A)1(I/A)0	A1(I/A)0
									I1(I/A)0	I1(I/A)0
L	Н	L	Н	L	Н	Н	CA	Read	(R/W/A)1(I/A)0	RP1(I/A)0
					Н	Н	CA		A1(R/W)0	RP1A0
					Н	L	CA		(R/W/A)1(I/A)0	R1(I/A)0
					Н	L	CA		A1(R/W)0	R1A0
					L	Н	CA		(R/W/A)0(I/A)1	RP0(I/A)1
					L	Н	CA		A0(R/W)1	RP0A1
					L	L	CA		(R/W/A)0(I/A)1	R0(I/A)1
					L	L	CA		A0(R/W)1	R0A1
L	Н	L	L	L/H	Н	Н	CA	Write/Block Write	(R/W/A)1(I/A)0	WP1(I/A)0
					Н	Н	CA		A1(R/W)0	WP1A0
					Н	L	CA		(R/W/A)1(I/A)0	W1(I/A)0
					Н	L	CA		A1(R/W)0	W1A0
					L	Н	CA		(R/W/A)0(I/A)1	WP0(I/A)1
					L	Н	CA		A0(R/W)1	WP0A1
					L	L	CA		(R/W/A)0(I/A)1	W0(I/A)1
					L	L	CA		A0(R/W)1	W0A1
L	L	Н	Н	L/H	Н	RA		Activate Row	I1Any0	A1Any0
					L	RA			I0Any1	A0Any1
L	L	Н	L	L	×	Н	×	Precharge	(R/W/A/I)0(I/A)1	1011
					×	Н	×		(R/W/A/I)1(I/A)0	I1I0
					Н	L	×		(R/W/A/I)1(I/A)0	I1(I/A)0
					Н	L	×		(I/A)1(R/W/A/I)0	I1(R/W/A/I)0
					L	L	×		(R/W/A/I)0(I/A)1	I0(I/A)1
					L	L	×		(I/A)0(R/W/A/I)1	I0(R/W/A/I)1
L	L	L	Н	L	×	×	×	Refresh	1011	1011
L	L	L	L	L	Op-Code		Mode Register Access	1011	1011	
L	L	L	L	Н	Op-Coc	le		Special Register Access	(I/A)0(I/A)1	(I/A)0(I/A)1

Notes 1. If the μ PD481850 is in a state other than above listed in the "From State" column, the command is illegal.

2. The states listed under "To" might not be entered on the next clock cycle. Timing restrictions apply.



Remark Legend:

```
H = High level, L = Low level, × = High or Low level (Don't care),

BA = Bank address (A9), I = Idle, A = Bank active,

R = Read with No precharge (No precharge is posted)

W = Write with No precharge (No precharge is posted)

RP = Read with auto precharge (No precharge is posted)

WP = Write with auto precharge (No precharge is posted)

Any = Any State

X0Y1 = Bank0 is in state "X", Bank1 = in state "Y"

(X/Y)0Z1 = Z1(X/Y)0 = Bank0 is in state "X" or "Y", Bank1 is in state "Z"
```

5. Initialization

The synchronous GRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a $100-\mu s$ or longer pause must precede any signal toggling.
- (2) After the pause, both banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum t_{RP} is satisfied, the mode register can be programmed.
 - After the mode register set cycle, tRSC (20 ns minimum) pause must be satisfied as well.
- (4) Two or more CBR (Auto) refresh must be performed.
- **Remarks 1.** The sequence of Mode register programming and Refresh above may be transposed.
 - 2. CKE and DQM may be held high until the Precharge command is asserted to ensure databus Hi-Z.



6. Programming the Mode Register

The mode register is programmed by the Mode register set command using address bits A9 through A0 as data inputs. The register retains data until it is reprogrammed or the device loses power.

The mode register has four fields;

Options : A9 through A7 CAS latency: A6 through A4

Wrap type : A3

Burst length: A2 through A0

Following mode register programming, no command can be asserted before at least 20 ns (trsc) have elapsed.

CAS Latency

CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse before the data will be available.

The value is determined by the frequency of the clock and the speed grade of the device. The table on page 52 shows the relationship of $\overline{\text{CAS}}$ latency to the clock period and the speed grade of the device.

Burst Length

Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is completed, the output bus will become Hi-Z.

The burst length is programmable as 1, 2, 4, 8 or full page (256 columns).


Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either "Sequential" or "Interleave". The method chosen will depend on the type of CPU in the system.

Some microprocessor cache system are optimized for sequential addressing and others for interleaved addressing. The table on the page 27 shows the addressing sequence for each burst length using them. Sequential mode supports bursts of 1, 2, 4 and 8, Interleave mode supports bursts of 4 and 8. Additionally, sequential sequence supports the full page length.



7. Mode Register



Remark R: Reserved


R

R

110

111

Mode Register Write Timing





7.1 Burst Length and Sequence

[Burst of Two]

Starting Address (column	Sequential Addressing	Interleave Addressing
address A0, binary)	Sequence (decimal)	Sequence (decimal)
0	0, 1	Not support
1	1, 0	Not support

[Burst of Four]

Starting Address (column address A1 - A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

[Burst of Eight]

Starting Address (column address A2 - A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256.



8. Programming the Special Register

The special register is programming by the Special register set command using address bits A9 through A0 and data bits DQ0 through DQ31. The color and mask register retain data until it is reprogrammed or the device losed power.

The special register has four fields.

Reserved: A9 through A7

Color register: A6 Mask register: A5

Reserved : A4 through A0

Following special register programming, no command can be asserted before at least 20 ns (trsc) have elapsed.


Color Register

Color register is used as write data in Block Write cycle. In Special Register set command, if A5 is "0" and A6 is "1", the color register is selected. And the data of DQ0 through DQ31 is stored to color register as color data (write data).

Mask Register

Mask register is used as write mask data in Write and Block Write cycle. In Special Register set command, if A5 is "1" and A6 is "0", the mask register is selected. And the data of DQ0 through DQ31 is stored to mask register as write mask data.


Special Register




Remark If LC and LM are both high (1), data of Mask and Color register will be unknown.



9. Address Bits of Bank-Select and Precharge







10. Precharge

The precharge command can be asserted anytime after tras(MIN.) is satisfied.


Soon after the precharge command is asserted, precharge operation performed and the synchronous GRAM enters the idle state after trap is satisfied. The parameter trap is the time required to perform the precharge.

The earliest timing in a read cycle that a precharge command can be asserted without losing any data in the burst is as follows.

It is depending on the CAS latency.

CAS latency = 1 : At the same clock as the last read data.

CAS latency = 2 or 3 : One clock earlier than the last read data.



In order to write all data to the memory cell correctly, the asynchronous parameter "tdpl" must be satisfied. The tdpl(MIN.) specification defines the earliest time that a precharge command can be asserted. Minimum number of clocks are calculated by dividing tdpl(MIN.) with clock cycle time.

In summary, the precharge command can be asserted relative to reference clock that indicates the last data word is valid. In the following table, minus means clocks before the reference; plus means time after the reference.

CAS latency	Read	Write
1	0	+tdpl (MIN.)
2	-1	+topl (MIN.)
3	-1	+tdpl (MIN.)



11. Auto Precharge

During a read or write/block write command cycle, A8 controls whether auto precharge is selected. A8 high in the read or write/block write command (Read with Auto precharge command or Write with Auto precharge command/Block Write with Auto precharge command), auto precharge is selected and begins after the burst access automatically.


When the tras is not satisfied, the precharge does not start at above timing. And the precharge will start when the tras is satisfied.

The clock that begins the auto precharge cycle is depend on both the \overline{CAS} latency programmed into the mode register and whether READ or WRITE/BLOCK WRITE cycle.

11.1 Read with Auto Precharge

When using auto precharge in READ cycle, knowing when the precharge starts is important because the next activate command to the bank being precharged cannot be executed until the precharge cycle ends. Once auto precharge has started, an activate command to the bank can be asserted after trep has been satisfied.

During READ cycle, the auto precharge begins after tras and begins on the clock that indicates the last data word output during the burst is valid (CAS latency of 1) or one clock earlier (CAS latency of 2 or 3).




Remark READA means Read with Auto precharge



11.2 Write with Auto Precharge

In write cycle, the tDAL must be satisfied to assert the all commands to the bank being precharged. And it is not necessary to know when the precharge starts. In block write cycle, the tBAL must be satisfied to assert the all commands to the bank being precharged. And it is not necessary to know the precharge starts.

During WRITE cycle, the auto precharge begins after tRAS and begins one clock after the last data word input to the device (\overline{CAS} latency of 1 or 2) or two clocks after (\overline{CAS} latency of 3).




Remark WRITA means Write with Auto precharge



11.3 Block Write with Auto Precharge

During BLOCK WRITE cycle, the auto precharge begins one clock after the block write command to the device (\overline{CAS} latency of 1) or two clocks after (\overline{CAS} latency of 2) or three clocks after (\overline{CAS} latency of 3).



In summary, the auto precharge cycle begins relative to a reference clock that indicates the last data word is valid.

In the table below, minus means clocks before the reference; plus means clocks after the reference.

CAS latency	Read	Write	Block Write
1	0	+1	+2
2	-1	+1	+2
3	-1	+2	+3



12. Write/Block Write with Write Per Bit

To use WPB operation

- (1) Execute Special register set command and set WPB data (32 bits) to mask register.
- (2) Execute Bank Activate with WPB enable command (ACTWPB) after trsc (20 ns) period from Special register set command (SRS).
- (3) Execute Write/Block write command after tRCD period from ACTWPB.

In case SRS command is executed in activate state to set new WPB data, it is necessary to take trsc (20 ns) interval between SRS and Write/Block write command.

Remark Mask data = Mask register's data (WPB) + DQMi DQMi is prior to Mask register's data (WPB)

13. Block Write

In block write cycle, write data from color register can be written in 8 columns at one write cycle. It is also possible to execute Block write cycle with write per bit. Column Mask by DQi is available.


To use Block write operation

- (1) Execute Special register set command and set color data (32 bits) to color register.
- (2) Execute Bank Activate (ACT) or Bank Activate with WPB enable command (ACTWPB) after trsc (20 ns) period from SRS.
- (3) Execute Block write command after tRCD period from ACT or ACTWPB.

In case new Write/Block write is executed or, it is necessary to take take take interval from Block Write command to new Write/Block write command.



Block Write Function



Remarks 1. i is times of 8 numeric.

2. This diagram shows only for DQ0 - 7. The other DQ is similar as this.

Column Mask

DQ0 - 7 : Column Mask for DQ0 - 7
DQ8 - 15 : Column Mask for DQ8 - 15
DQ16 - 23: Column Mask for DQ16 - 23
DQ24 - 31: Column Mask for DQ24 - 31

Write per Bit

Mask data = Mask Register + DQMi DQMi is prior to data of Mask Register.




14. Read/Write Command Interval

14.1 Read to Read Command Interval

During READ cycle, when new Read command is asserted, it will be effective after \overline{CAS} latency, even if the previous READ operation does not completed. READ will be interrupted by another READ.


The interval between the commands is minimum 1 cycle. Each Read command can be asserted in every clock without any restriction.



14.2 Write to Write Command Interval

During WRITE cycle, when new Write command is asserted, the previous burst will terminate and the new burst will begin with a new Write command. WRITE will be interrupted by another WRITE.

The interval between the commands is minimum 1 cycle. Each Write command can be asserted in every clock without any restriction.






14.3 Write to Read Command Interval

Write command and Read command interval is also 1 cycle.

Only the write data before Read command will be written.


The data bus must be Hi-Z at least one cycle prior to the first Dout.






14.4 Block Write to Write or Write/Block Write Command Interval

The interval between BLOCK WRITE and new BLOCK WRITE or WRITE is take or minimum 1 cycle. If take is less than take, NOP command should be issued for the cycle between BLOCK WRITE and the following WRITE or new BLOCK WRITE.



14.5 Block Write to Read Command Interval


BLOCK WRITE command and READ command is also take or minimum 1 cycle. The data bus must be Hi-Z at least one cycle prior to the first Dout.




14.6 Read to Write/Block Write Command Interval

During READ cycle, Read can be interrupted by WRITE. But full page burst read can not be interrupted by WRITE. Full page burst read can be interrupted by Burst Stop command (BST) or Precharge command (Burst termination).


For CAS latency of 1 or 2, the READ and WRITE command interval is minimum 1 cycle. The data bus must be Hi-Z using DQM before WRITE to avoid data conflict. And DQM must be kept being High from at least 3 clocks to 1 clock before the Write command.







For $\overline{\text{CAS}}$ latency of 3, the READ and WRITE command interval is [Burst length + 1] cycles. The data bus must be Hi-Z using DQM before WRITE to avoid data conflict. And DQM must be kept being High from at least 3 clocks to 1 clock before the WRITE command.






15. Burst Termination

Burst termination is to terminate a burst operation other than using a read or write command.

15.1 Burst Stop Command in Full Page


Burst Stop command is operated only in case full page burst mode. During the other burst mode, Burst Stop command is NOP.

During full page burst read cycle, when the burst stop command is asserted, the burst read data are terminated and the data bus goes to high-impedance after the \overline{CAS} latency from the burst stop command.



Remark BST: Burst stop command

During full page burst write cycle, when the burst stop command is asserted, the burst read data are terminated and data bus goes to high-impedance at the same clock with the burst stop command.



Remark BST: Burst stop command



15.2 Precharge Termination

15.2.1 Precharge Termination in READ Cycle

During READ cycle, the burst read operation is terminated by a precharge command.


When the precharge command is asserted, the burst read operation is terminated and precharge starts.

The same bank can be activated again after trp from the precharge command.

The DQM must be high to mask the invalid data.


When CAS latency is 1, the read data will remain valid until the precharge command is asserted. Invalid data may appear one clock after valid data out.

The DQM may be high to mask the invalid data.



When CAS latency is 2, the read data will remain valid until one clock after the precharge command. Invalid data may appear one clock after valid data out.


The DQM may be high to mask the invalid data.





When CAS latency is 3, the read data will remain valid until one clock after the precharge command. Invalid data may appear one and two clocks after valid data out.

The DQM may be high to mask the invalid data.




15.2.2 Precharge Termination in WRITE Cycle

During WRITE cycle, the burst write operation is terminated by a precharge command.

When the precharge command is asserted, the burst write operation is terminated and precharge starts. The same bank can be activated again after tree from the precharge command.

The DQM must be high to mask invalid data in.


When CAS latency is 1 or 2, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.





When $\overline{\text{CAS}}$ latency is 3, the write data written more than one clock prior to the precharge command will be correctly stored.

However, invalid data may be written at one clock before and the same clock as the precharge command. To prevent this from happening, DQM must be high from one clock prior to the precharge command until the precharge command. This will mask the invalid data.





16. Electrical Specifications (Preliminary)

- All voltage are referenced to Vss (GND).
- After power up, wait more than $100 \mu s$ and then, execute **Power on sequence and Auto Refresh** before proper device operation is achieved.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	VT		-1.0 to +4.6	٧
Voltage on input pin relative to GND	Vcc, VccQ		-1.0 to +4.6	V
Short circuit output current	lo		50	mA
Power dissipation	Po		1	W
Operating ambient temperature	Та		0 to 70	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc		3.0	3.3	3.6	٧
High level input voltage	Vıн		2.0		Vcc + 0.3	٧
Low level input voltage	VIL		-0.3		+0.8	V
Operating ambient temperature	Та		0		70	°C

Capacitance (T_A=25°C, f=1MHz)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cıı	A0 to A9	2		4	pF
	C ₁₂	CLK, CKE, CS, RAS, CAS, WE, DSF, DQM	2		4	pF
Data input/output capacitance	Cı/o	DQ0 to DQ31	2		5	pF



DC Characteristics 1 (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test conditio	n	Grade	MAX.	Unit	Notes	
Operating current	Icc1	Burst length=1 $t_{RAS} \ge t_{RAS (MIN.)}$ $t_{RP} \ge t_{RP (MIN.)}$ $t_{RP} \ge t_{RP (MIN.)}$	$t_{RAS} \ge t_{RAS (MIN.)}$ $t_{RP} \ge t_{RP (MIN.)}$					
Precharge standby current	Icc2P	CKE ≤ VIL (MAX.) tck=15ns		-	7	•		
in Power down mode	Icc2PS	CKE ≤ VIL (MAX.) tck=∞			6	mA		
Precharge standby current in Non power down mode	Icc2N	$\frac{\text{CKE} \geq \text{V}_{\text{IH (MIN.)}} \text{ tck=15ns}}{\text{CS} \geq \text{V}_{\text{IH (MIN.)}}}$ Input signals are changed one	$CKE \ge V_{IH (MIN.)} t_{CK}=15ns$ $\overline{CS} \ge V_{IH (MIN.)}$ nput signals are changed one time during 30ns. $CKE \ge V_{IH (MIN.)} t_{CK}=\infty$					
	Icc2NS	CKE ≥ V _{IH (MIN.)} tc _K =∞ Input signals are stable.						
Active standby current in	ІссзР	CKE ≤ VIL (MAX.) tck=15ns			7	mA		
Power down mode	Icc3PS	CKE ≤ VIL (MAX.) tck=∞			6	ША		
Active standby current in Non power down mode	ІссзN	$\frac{\text{CKE} \geq \text{V}_{\text{IH (MIN.)}} \text{ tck=15ns}}{\text{CS}} \geq \text{V}_{\text{IH (MIN.)}}$ Input signals are changed one						
	Icc3NS	CKE ≥ V _{IH (MIN.)} tcκ=∞ Input signals are stable.		22				
Operating current	Icc4	tck ≥ tck (MIN.)	CAS latency = 1	-10	210			
(Burst mode)		Io=0mA		-12	180			
				-15	165			
			CAS latency = 2	-10	280			
				-12	235	mA	2	
				-15	220			
			CAS latency = 3	-10	365			
				-12	310			
				-15	285			
Refresh current	Icc5	trc ≥ trc (MIN.)		-10	85			
				-12	80	mA	3	
				-15	75			
Self refresh Current	Icc6	CKE ≤ 0.2V			6	mA		
Operating Current (Block Write Mode)	Ісст	$tck \ge tck \text{ (MIN.)}, lo = 0 \text{ mA},$ $\overline{CAS} \text{ cycle} = 20 \text{ ns}$			250	mA		

- Notes 1. Icc1 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc1 is measured on condition that addresses are changed only one time during tck(MIN.).
 - 2. Icc4 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc4 is measured on condition that addresses are changed only one time during tck(MIN.).
 - 3. Iccs is measured on condition that addresses are changed only one time during tck(MIN.).



DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)


Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input leakage current	lı (L)	V _I =0 to 3.6V, all other pins not under test =0V	-1.0		+1.0	μΑ
Output leakage current	lo(L)	Dout is disabled, Vo=0 to 3.6V	-1.0		+1.0	μΑ
High level output voltage	Vон	lo=-2mA	2.4			V
Low level output voltage	Vol	lo=+2mA			0.4	V



AC Characteristics (Recommended Operating Conditions unless otherwise noted)

Test Conditions

- AC measurements assume t_T=1ns.
- Reference level for measuring timing of input signals is 1.4V. Transition times are measured between V_{IH} and V_{IL} .
- If t⊤ is longer than 1 ns, reference level for measuring timing of input signals is VIH (MIN.) and VIL (MAX.).
- · An access time is measured at 1.4V.



Synchronous Characteristics

(1/2)

Davamatan		C. una la a l		-10	-12		-15		l l.a.!4	Note
Parameter		Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Note
	CAS latency=3	tскз	10	(100MHz)	12	(83MHz)	15	(66MHz)	ns	
Clock cycle time	CAS latency=2	tck2	15	(66MHz)	18	(55MHz)	19.5	(50MHz)	ns	
	CAS latency=1	tcĸ1	30	(33MHz)	36	(28MHz)	39	(25MHz)	ns	
	CAS latency=3	t _{AC3}		9		11		14	ns	1
Access time from CLK	CAS latency=2	t _{AC2}		12		15		16.5	ns	1
	CAS latency=1	t _{AC1}		27		33		36	ns	1
CLK high level width		tсн	3.5		4		5		ns	
CLK low level width		tcL	3.5		4		5		ns	
Data-out hold time		tон	4		4		4		ns	
Data-out low-impedance time		tız	0		0		0		ns	
Data-out high-impedance time	CAS latency = 3	tнzз	4	8	4	8	4	10	ns	
	CAS latency = 2	t _{HZ2}	4	11	4	11	4	11	ns	
	CAS latency = 1	t _{HZ1}	4	27	4	27	4	27	ns	
Data-in setup time		tos	3		3.5		3.5		ns	
Data-in hold time		tон	1		1.5		1.5		ns	
Address setup time		tas	3		3.5		3.5		ns	
Address hold time	Address hold time		1		1.5		1.5		ns	
CKE setup time		tcks	3		3.5		3.5		ns	
CKE hold time		tскн	1		1.5		1.5		ns	
CKE setup time (Power down exi	t)	tcksp	3		3.5		3.5		ns	

Note 1. Loading capacitance is 30 pF.



Synchronous Characteristics


(2/2)

Darameter	Symbol		-10		-12		-15	Unit	Note
Parameter		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Ullit	Note
Command (CS, RAS, CAS, WE, DSF, DQM) setup time	tcms	3		3.5		3.5		ns	
Command (CS, RAS, CAS, WE, DSF, DQM) hold time	tсмн	1		1.5		1.5		ns	

Asynchronous Characteristics

Dava		C. mada al	-1	0	-12		-1	5	l losia	Nete
Para	meter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Note
REF to REF/ACT Com	mand period	trc	100		120		130		ns	
ACT to PRE Comman	d period	tras	70	120,000	84	120,000	90	120,000	ns	
PRE to ACT Comman	d period	trp	30		36		39		ns	
Delay time ACT to RE	AD/WRITE Command	trcd	30		36		39		ns	
ACT(0) to ACT(1) Con	nmand period	trrd	30		36		39		ns	
Data-in to PRE	CAS latency=3	t _{DPL3}	1CLK+10		1CLK+12		1CLK+15		ns	
Command period	CAS latency=2	tDPL2	15		18		19.5		ns	
	CAS latency=1	t _{DPL1}	15		18		19.5	9.5 ns		
Data-in to ACT (REF)	CAS latency=3	tDAL3	2CLK+30		2CLK+36		2CLK+45		ns	
Command period	CAS latency=2	tDAL2	1CLK+30		1CLK+36		1CLK+39		ns	
(Auto precharge)	CAS latency=1	tDAL1	1CLK+30		1CLK+36		1CLK+39		ns	
Block write cycle tin	ne	tвwc	20		24		30		ns	
Block write data-in	CAS latency=3	t _{BPL3}	1CLK+20		1CLK+24		1CLK+30		ns	
to PRE Command	CAS latency=2	tBPL2	30		36		39		ns	
period	CAS latency=1	t _{BPL1}	30		36		36		ns	
Block write data-in	CAS latency=3	tBAL3	2CLK+40		2CLK+48		2CLK+60		ns	
Active (REF) Command Period	CAS latency=2	tBAL2	1CLK+40		1CLK+48		1CLK+52		ns	
(Auto Precharge)	CAS latency=1	tBAL1	1CLK+40		1CLK+48		1CLK+52		ns	
Mode register set cyc	Mode register set cycle time		20		20		20		ns	
Transition time		t⊤	1	30	1	30	1	30	ns	
Refresh time		tref		16		16		16	ms	

T13 T12 T11 Bank A Activate Command T10 61 Bank A Precharge Command Auto Precharge Start for Bank B 8 TBank B Read Command with Auto precharge **T**6 AC Parameters for Read Timing (Burst length = 2, \overline{CAS} latency = 2) t_{RC} T5 tras Bank B Activate Command 74 Т3 16.1 AC Parameters for Read/Write Cycles Bank A Read Command T2 trcD \vdash Bank A Activate Command 은 <u>차</u> Z-IH DQM 0 - 3 ADD CLK CKE RAS CAS A9 (BA) DSF 9 WE CS A8





16.2 Relationship between Frequency and Latency


Speed version		-10 -12		-12			-15		
Clock cycle time [ns]	10	15	30	12	18	36	15	19.5	39
Frequency [MHz]	100	66	33	83	55	28	66	50	25
CAS latency	3	2	1	3	2	1	3	2	1
[trcd]	3	2	1	3	2	1	3	2	1
RAS latency (CAS latency + [trcd])	6	4	2	6	4	2	6	4	2
[trc]	10	7	4	10	7	4	10	7	4
[tras]	7	5	3	7	5	3	7	5	3
[trrd]	3	2	1	3	2	1	3	2	1
[trp]	3	2	1	3	2	1	3	2	1
[tdpl]	2	1	1	2	1	1	2	1	1
[tdal]	5	3	2	5	3	2	5	3	2


T21 T20 T19 Precharge Command for Bank A T18 T17 CS Function (Only CS signal needs to be asserted at minimum rate) (at 100 MHz Burst length = 4, CAS latency = 3) T16 (DAb1) DAb2 DAb3 DAb4) T15 T14 T13 Write Command for Bank A CAb T12 T11 OAa1 XOAa2 XOAa3 XOAa4 T10 16 1 <u>8</u> 77 **J** Read Command for Bank A 15 CAa 7 Т3 Activate Command for Bank A T2 RAa RAa \vdash 16.3 CS Function T0 エ DOM 0 - 3 ADD CLK CKE RAS CAS DSF A9 (BA) OO WE CS **A**8


T21 T20 Activate Command T19 T18 T17 2 refresh cycles are necessary T16 T15 T14 T13 Refresh Command is necessary T12 T11 T10 **6**L t_{RC} 8 1 77 Refresh Command is necessary 16 Power on Sequence and Auto Refresh trsc (20 ns) Mode Register Set Command is necessary ADDRESS KEY Τ4 Т3 trp All Banks Precharge Command is necessary T2 High level is necessary High level is necessary \sqsubseteq 16.4.1 Initialization Z-iH 2 DOM 0 - 3 ADD CKE RAS CAS DSF A9 (BA) 00 WE CS **A8**


54


16.4 Basic Cycles
















(OBb1) QBb2 T21 T20 Read Command with Auto Precharge T18 T19 Bank B CBb T17 OA81 XOA82 XOA83 XOA84 XOB81 XOB82 XOB83 XOB84 XOAb1 XOAb2 XOAb3 XOAb4 T16 Precharge Start for Bank A Auto Activate Command for Bank B T14 T15 RBb RBb T13 Auto Precharge Start for Bank B T12 T11 CAb Auto Precharge after Read Burst (3/3) (Burst length = 4, CAS latency = 3) Bank A Read Command with Auto Precharge T10 6L 8 Read Command with Auto Precharge 77 Bank B CBa **J** T2 Activate Command for Bank B 74 Read Command without Auto Precharge RBa RBa T3 CAa 🛚 T2 \vdash Activate Command for Bank A Hi-Z 2 エ RAa RAa DQM 0 - 3 ADD CKE RAS CAS DSF A9 (BA) CLK WE 0 CS **A**8


























T21 DAC1 X DAC2 X DAC3 T20 T19 Write Command for Bank A CAC Activate Command T18 Bank A RAC RAcT17 T16 trp Hi-Z Bank A Precharge Command T15 QAb1 XQAb2 XQAb3 T14 T13 PRE (Precharge) Termination of Burst (1/3) (Burst length = 2, 4, 8, Full, CAS latency = 1) PRE Command Termination T12 Command for Bank A Read CAb Activate Command RAb Bank A RAb T10 6L Bank A Precharge Command tг Write Masking <u>8</u> 77 topl DAa1 X DAa2 X DAa3 X DAa4 X DAa5 **1** PRE Command Termination 15 74 16.4.6 Precharge Termination Cycle Command for Bank A T3 Write CAa trcD T2 Command for Bank A RAa 🖁 Activate RAa \vdash T0 ェ DOM 0 - 3 RAS ADD CKE CAS DSF CLK A9 (BA) WE 0 CS **A8**








T21 T20 T15 T16 T17 T18 T19 Hi-Z (turn off) at end of burst Clock Suspension during Burst Read (using CKE Function) (2/3) (Burst length = 4, CAS latency = 2) T14 3-CLOCK SUSPENDED T13 T12 T10 T11 QAa4 2-CLOCK SUSPENDED <u>1</u> T8 QAa3 1-CLOCK SUSPENDED 77 **1** QAa2 OAa1 T2 Т4 Т3 Read Command for Bank A T2 RAa 🚫 RAa 💥 \vdash Activate Command for Bank A 10 DOM 0-3 ADD RAS CAS CLK CKE DSF A9 (BA) WE 0 CS A8

74





T21 T20 T19 T18 T17 T16 T15 Clock Suspension during Burst Write (using CKE Function) (1/3) (Burst length = 4, CAS latency = 1) T14 T13 T12 11 DAa4 3-CLOCK SUSPENDED T10 19 8 77 DAa3 2-CLOCK SUSPENDED **J** 15 **T**4 DAa2 1-CLOCK SUSPENDED Т3 Write Command for Bank B T2 CAa DAa1 Activate Command for Bank A \vdash RAa 🗙 RAa 10 DOM 0 - 3 ADD CKE RAS CAS DSF A9 (BA) DO WE CS **A8**


T21 T20 T18 T19 T10 T11 T12 T13 T14 T15 T16 T17 Clock Suspension during Burst Write (using CKE Function) (2/3) (Burst length = 4, CAS latency = 2) DAa4 3-CLOCK SUSPENDED 61 T8 DAa3 2-CLOCK SUSPENDED 77 **J** T2 DAa2 1-CLOCK SUSPENDED Т4 Write Command for Bank A Т3 DAa1 CAa T2 Ξ Activate Command for Bank A RAa 🗡 RAa 2 DOM 0-3 ADD CLK CKE RAS CAS DSF A9 (BA) CS WE **A8** 00


T21 T20 T17 T18 T19 T16 T15 Clock Suspension during Burst Write (using CKE Function) (3/3) (Burst length = 4, CAS latency = 3) T14 T13 3-CLOCK SUSPENDED T12 T10 41 1 DAa3 2-CLOCK SUSPENDED 8 1 9L DAa1 DAa2 1-CLOCK SUSPENDED T2 CAa Write Command for Bank A T2 \vdash Activate Command for Bank A RAa RAa DOM 0 - 3 ADD RAS CAS CLK CKE DSF A9 (BA) WE 00 CS **A8**


78















T21 Precharge Command for Bank B DAa1 X DAa2 X DAa3 X DAa4 X DAa5 X DAa6 X DAa7 X DAa8 X DBa1 X DBa3 X DBa4 X DBa5 X DBa6 X DBa7 X DBa8 X DAb1 X DAb2 X DAb3 T20 Write Command for Bank A WPB is disable. T18 T19 topl CAb T17 T16 Activate Command for Bank A RAb RAb T15 T14 t_{RP} T13 Precharge Command for Bank A Random Row Write with WPB (Pingpong banks) (3/3) (Burst length = 8, CAS latency = 3) T12 Write Command for Bank B WPB is disable. T11 topl CBa T10 19 T8 Activate Command for Bank B RBa RBa 77 **1** T2 T4 Write Command for Bank A WPB is enable. Т3 CAa T2 trcD \vdash 0 Command with WPB for Bank A エ Activate RAa RAa DOM 0 - 3 ADD RAS CLK CKE CAS A9 (BA) DSF WE DO CS **A**8

Block Write (page at same bank) (\overline{CAS} latency = 3)



Activate Command for Bank B RBb RBb T19 T18 trcD T17 Precharge Command for Bank B T16 T15 t_{BPL} T14 Block Write for Bank B I/O Mas CBd CM T13 t_{BWC} T12 Block Write for Bank B //O Mask CBc S Block Write (page at same bank) changing color and mask data (\overline{CAS} latency = 3) T11 trsc (20 ns) Special Register Write Command (Color data) T10 Color 40h 16 t_{BWC} Block Write for Bank B 8 L /O Mask CBb S 77 trsc (20 ns) Special Register Write Command (Mask data) **J** Mask 20h 12 tBWC Block Write for Bank B 74 I/O Mask CBa S T3trcD T2 Activate Command for Bank B with WPB \vdash RBa RBa 10 エ DOM 0 - 3 ADD CKE A9 (BA) CLK RAS CAS WE CS **A8**

T19 T18 Activate Command for Bank B RBb RBb T17 T16 tгР T15 Precharge Command for Bank B T14 T13 t_{BPL} T12 Block Write for Bank B CBb \subseteq tBWC T10 Block Write for Bank A CAb \subseteq **6**L tBWC Block Write for Bank B 8 CBa \subseteq 77 trcD **J** Activate
Command
for Bank B
Block Write
for Bank A Interleaved Block Write (CAS latency = 3) T2 RBa RBa Column Mask 74 CAa \subseteq Т3 tRCD T2 \vdash Activate Command for Bank A RAa RAa 0 DOM 0-3 RAS CAS ADD CKE DSF CLK A9 (BA) OO WE CS **A**8


88


T21 T20 T19 T18 OAd1 OAd2 OAd3 OAd4) T17 T16 T15 Precharge Activate Read Command Command for Bank A for Bank A T14 CAd T13 RAd 🔏 (RAd Random Column Read (Page with same bank) (1/3) (Burst length = 4, CAS latency = 1) trp T12 OAa1 XOAa2 XOAa3 XOAa4 XOAb1 XOAb2 XOAc1 XOAc2 XOAc3 XOAc4 11 T10 **6**L <u>18</u> Command for Bank A Read CAC 77 **J** Command for Bank A CAb Read 12 74 16.6.1 Page Cycles with Same Bank Т3 12 Command for Bank A CAa Read 16.6 Application Cycles Activate Command for Bank A RAa 🕻 (\vdash RAa T0 エ DOM 0 - 3 ADD CLK CKE RAS CAS DSF A9 (BA) DO WE CS **A8**

T21 (CAd3 T20 OAd1 X QAd2 T19 T18 T17 Command for Bank A Read CAd T16 T15 Activate Command for Bank A RAd RAd T14 t_{RP} T13 Precharge Command for Bank A Random Column Read (Page with same bank) (2/3) (Burst length = 4, CAS latency = 2) T12 OAC1 XOAC2 X T11 T10 OAa4 XOAb1 XOAb2 🗴 Read Command for Bank A 61 CAC 8 QAa2 X QAa3 X Read Command for Bank A \Box CAb **J** OAa1 🗙 T2 **T**4 Read Command for Bank A T3 CAa T2 Activate Command for Bank A \vdash RAa RAa 10 エ DOM 0-3 ADD RAS CAS A9 (BA) CLK CKE DSF WE 00 CS **A**8

90


Read Command for Bank A T21 CAa T20 T19 Activate Command for Bank A T18 RAa RAa T17 T15 T16 윰 OAa1 X OAa2 X OAa3 X OAa4 X OAb1 X OAb2 X OAc1 X OAc2 X OAc3 X OAc4 Precharge Command for Bank A T14 T13 Random Column Read (Page with same bank) (3/3) (Burst length = 4, CAS latency = 3) T12 T11 Read Command I for Bank A Read Command for Bank A T10 CAC 19 8 CAb T7 **J** T2 Read Command for Bank A T4 CAa T3 T2 Activate Command for Bank A \vdash RAa RAa 0 エ DOM 0 - 3 CLK CKE RAS CAS ADD DSF A9 (BA) DO WE CS A8






Write Command for BankB T21 DBd1 CBd T18 T19 T20 Activate Command for Bank B RBd RBd
 T9
 T10
 T11
 T12
 T13
 T14
 T15
 T16
 T17
 t_{RP} Precharge Command for Bank B DBa1 X DBa2 X DBa3 X DBa4 X DBb1 X DBb2 X DBc1 X DBc2 X DBc3 X DBc4 Random Column Write (Page with same bank) (3/3) (Burst length = 4, CAS latency = 3) Write Command I for Bank B Write Command for Bank B T8 CBb 17 **T**6 T2 Write Command for Bank B T4 CBa Т3 T2 Activate Command for Bank B Ξ RBa RBa 10 エ DOM 0 - 3 ADD CLK CKE RAS CAS DSF A9 (BA) 00 WE CS A8

94








T21 Precharge Command for Bank A OBa1XOBa2XOBa3XOBa4XOBa5XOBa6XOBa7XOBa8XOAa1XOAa2XOAa3XOAa4XOAa5XOAa6XOAa7XOAa8 T20 T19 Read Command for Bank B CBb T18 T17 T16 Activate Command for Bank B RBb \ RBb T15 T14 trp T13 Precharge Command for Bank B T12 Random Row Read (Pingpong banks) (3/3) (Burst length = 8, CAS latency = 3) 111 Read Command for Bank A CAa T10 61 Activate Command for Bank A <u>18</u> RAa RAa 77 **J** 15 CAS latency 74 Read Command for Bank B Т3 CBa T2 trcD \sqsubseteq Activate Command for Bank B 2 ェ RBa RBa DOM 0 - 3 RAS CAS ADD CLK CKE DSF A9 (BA) WE 8 CS A8


97


T21 DBa1 X DAb1 X DAb2 T20 T18 T19 Write Command for Bank A CAb T17 Precharge Command for Bank B topl T15 T16 DAa1 XDAa2 XDAa3 XDAa4 XDAa5 XDAa6 XDAa7 XDAa8 XDBa1 XDBa2 XDBa3 XDBa4 XDBa5 XDBa6 XDBa7 XDBa8 Precharge
Command
for Bank A
Activate
Command
for Bank A
trap T14 RAb RAb T13 T12 Random Row Write (Pingpong banks) (1/3) (Burst length = 8, $\overline{\text{CAS}}$ latency = 1) T11 T10 Command for Bank B **6**L Write CBa Activate Command for Bank B 8 RBa RBa 77 **J** 12 7 T3 T2 Write Command for Bank A \vdash CAa Activate Command for Bank A 0 エ RAa RAa DOM 0 - 3 ADD CKE RAS CAS CLK DSF A9 (BA) WE 00 CS A8





















T21 T20 OAa2 X OAa3 X OAa4 X OBa1 X OBa2 X OBb1 X OBb2 X OBc1 X OBc2 X OAb1 X OAb2 X OBd1 X OBd2 X OBd3 X OBd4 T19 Precharge Command for Bank B T18 T17 T16 Precharge Command for Bank A T15 Command for Bank B CBd Read T14 T13 Read Command for Bank A CAb T12 T1 Read Command for Bank B CBC Interleaved Column READ Cycle (2/3) (Burst length = 4, CAS latency = 2) T10 Read Command for Bank B **6**L CBb <u>8</u> Read Command for Bank B 77 CBa OAa1 📉 Activate Command for Bank B T2 RBa RBa CAS latency **T**4 Command for Bank A Т3 CAa trrD T2 trcD Activate Command for Bank A \vdash RAa RAa 2 ェ DQM 0 - 3 ADD RAS CKE CAS A9 (BA) CK DSF 00 WE CS **A**8

106











T21 T20 T18 T19 T17 Precharge Command for Bank B (PRE Termination) OA31 X OB31 X OAb1 X OAb2 X OBb1 X OBb2 X OAc1 X OAc3 X OAc3 X OBc1 X OBc3 T16 T15 T14 T13 Command for Bank B CBC Read T12 T11 Full Page Random Column Read (Burst length = Full Page, CAS latency = 2) T10 Read Command for Bank A CAC Command for Bank B 18 CBb 77 Command for Bank A CAb Read Command for Bank B 15 CBa Command for Bank A 7 CAa Command for Bank B Т3 Activate 16.6.5 Full Page Random Cycles RBa RBa trcD T2 trib Activate Command for Bank A \sqsubseteq RAa RAa 10 エ DQM 0-3 ADD CLK CKE RAS CAS A9 (BA) DSF g WE CS A8



17. Package Drawing

100PIN PLASTIC QFP (14 \times 20)



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	23.2±0.2	0.913+0.009
В	20.0±0.2	0.787+0.009
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.2	0.677±0.008
F	0.825	0.032
G	0.575	0.023
Н	$0.32^{+0.08}_{-0.07}$	0.013±0.003
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.17^{+0.06}_{-0.05}$	0.007±0.002
N	0.10	0.004
Р	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
S	3.0 MAX.	0.119 MAX.
		SAMORE SE IDT

S100GF-65-JBT



18. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD481850.

Type of Surface Mount Device

 μ PD481850GF-JBT: 100-pin Plastic QFP (14 imes 20 mm)



NOTES FOR CMOS DEVICES

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11